coldfire

Why can't Codan find size_t

由 那年仲夏 提交于 2019-12-18 13:37:07
问题 I've just started using Eclipse Indigo (coming from Galileo) and I'm getting little red bugs in the gutter for every use of size_t. The code compiles without issue but I suspect I have to explicitly add a path to the include directories. I already have the usual suspects in there. I am cross compiling for a ColdFire processor using the Gnu tool chain so in addition to the standard include from mfg of the chip I have the includes under m68k-elf \include \include\c++\4.2.1 \include\c++\4.2.1

Easiest way to merge 2 or more ELF files

由 穿精又带淫゛_ 提交于 2019-12-10 18:26:42
问题 I'm working on some embedded code for a class project that currently (per requirements) creates a number of srec files and merges them. I'd like to be able to load this code into QEMU, but it is generally only happy with ELF files. What is the esiest way to merge the original ELF files instead of the srecs. Also acceptable, a method to convert the srec back into an ELF and have the resulting file be loadable (objcopy seems to produce fairly broken files doing this (no architecture amoung

How many and what size cycles will be needed to perform longword transferred to the CPU

由 一世执手 提交于 2019-12-02 19:09:37
问题 The task is for architecture ColdFire processor MCF5271: I don't understand how many and what size cycles will be needed to perform a longword transfer to the CPU, or word transfers. I'm reading the chart and I don't see what the connection is? Any comments are very appreciated. I've attached 2 examples with the answers. DATA BUS SIZE 回答1: The MCF5271 manual discusses the external interface of the processor in Chapter 17. The processor implements a byte-addressable address space with a 32-bit

How many and what size cycles will be needed to perform longword transferred to the CPU

由 吃可爱长大的小学妹 提交于 2019-12-02 08:32:53
The task is for architecture ColdFire processor MCF5271: I don't understand how many and what size cycles will be needed to perform a longword transfer to the CPU, or word transfers. I'm reading the chart and I don't see what the connection is? Any comments are very appreciated. I've attached 2 examples with the answers. DATA BUS SIZE The MCF5271 manual discusses the external interface of the processor in Chapter 17. The processor implements a byte-addressable address space with a 32-bit external data bus. The D[31:0] signals represent the data bus, the A[23:0] signals represent the address
订阅 coldfire