test bench problem vhdl- traffic lights intersection

Question

I am new to VHDL and I wrote those lines of code to simulate a traffic light intersection:

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity intersection is
Port