Understanding System Verilog Diagram?

Question

I saw the following System-Verilog code:

and the simulation result was:

Which I don\'t understand, when rst goes 1 at first, then always_ff is trig