Assigning specific bit in verilog

Question

I am trying to assign the last 6 bit of "a" to "bit_stream" but it is giving me 1\'hzz for all values when I compile them code is

module IS (i