Verilog compiler errors in Modelsim when simulating register file

Question

I\'m trying to write some verilog code to create a register file containing 32 32-bit registers.

Register File Input/Output

Here is my code below:

m