Is it true for 50Mhz clock signal with using clock division?

Question

If it is not true for generating 50Mhz clock signal, what should be added?Thanks.

always @(posedge clk)
begin
if (rst==0)
out_clk <= 1\'b0;
else
out_clk <=