Enabling Instruction Cache Prefetching in GEM5

Question

I noticed that in the GEM5 full system provided by ARM (fs.py), the HPI CPU instruction cache does not use a prefetcher. The source code specifically states #