My lecturer said we can\'t implement the following command in RiscV processor single cycle:
swap rA, rB
which swaps the values between register rA and register rB.