VHDL equivalent of Verilog's Event Type and Event trigger ->event_a;

Question

How can I write the following code in VHDL??

`timescale 1ns/10ps

module tb;

  event event_a;

  initial begin
    #20  ->event_a;
    #30  ->event_a;