Verilog $fdisplay isn't printing out its contents

Question

I designed codes of AHB-compatible SRAM, and designed testbench tests its writing operation. I succeeded in making output what I expected. But there is nothing in \'out.txt\