APB design and testbench port declaration issue using verilog and xilinx vivado

Question

I am trying to design a APB write cycle using Verilog and Xilinx vivado. I am new to verilog, so there are 100 percent possibility that my logic must be wrong. i am getting