4 bit register with enable and asynchronous reset

Question

I am modelling a 4 bit register with enable and asynchronous reset . The register has three one bit input namely clk, reset and enable, one four bit input, D and one four