VHDL: for i in generate

后端 未结 0 1488
温柔的废话
温柔的废话 2021-01-14 00:38

VHDL keeps saying that I have an error near GENERATE. I am looking at my code and I can\'t find a mistake. Can someone say where the mistake is? I want to implement an led m

相关标签:
回答
  • 消灭零回复
提交回复
热议问题