Implementing a Repetition error correcting code in Verilog

Question

I want to use an FPGA to implement an error correction code but I\'m running into some issues. I started with the simplest one, R(3), which simply repeats each bit of the me