How to assign value to std_logic_vector in VHDL?

Question

I am trying assign value to OUTPUT std_logic_vector in below code , but it gives me errors that

COMP96 ERROR COMP96_0143: "Object "OUTPUT"