I encountered an issue trying to design a SRAM memory. To be more specific, the memory is clocked, has a write enable - when high one could write data and when low one could
