Parameterizing a SystemVerilog interface for optional array of a port element

Question

I would like to fill in the correct signal declarations and the modport declarations so that my interface and desire code example use case compiles in Vivado. I am working i