How to make makefile to use pattern rule?

Question

Having this simple makefile:

VPATH = include
CC := gcc
CFLAGS := -I include -Wall -pedantic

%: %.o include.o
    $(CC) -o $@ $^

%.o: %.c
    $(CC) $(CFLAGS)