System Verilog Illegal assignment

Question

In System Verilog I wrote:

module mult32x32_arith (
    input logic clk,             // Clock
    input logic reset,           // Reset
    output logic [63:0