Anyone has an idea how to implement the floating point register and FP instructions such as swc1, sdc1, add.s, add.d, mult, div ... etc for single cycle pipelined 5 stages 3
