Hope you\'re having good times. I am working on building a single cycle mips architecture using Verilog with 5 stages pipeline and hazard detection unit. I have wrote the ba
