Verilog Nested Generate

Question

I have been working on this project with Verilog generate statements and would like to know if it is possible to use a nested loop structure to expand the RTL? Is it possib