Elaboration of Nested Generate Loops using Verilog

Question

I have been working with the Verilog generate statement and would like to know if it is possible to do a two variable nested loop structure to expand the RTL? I would like