I am trying to write the testbench for udma subsystem verification in RISC-V Pulpissimo. I am taking udma subsystem as DUT and planning to write a BFM module and connect its