Replacing a wire with its RHS changes behavior

Question

I\'m new to Verilog and I could very well be mistaken, but I\'ve been writing Verilog code under the assumption that a wire and its assignment RHS are interchangeable. I.e.,