SystemVerilog Assertion for OR operation

Question

Now i want to verify a operation \'OR_Immediate\'(computes the bitwise logical OR \'|\' of the contents of a source register rs1(the opecode of the regist