Verilog reg variable range

Question

I\'m still a noob at verilog, and I\'m having a problem figuring out a way to make my registers a variable number of bits (if that\'s even possible). I have my module, and I