I\'ve a text file that contains expected output of a computation and a vhdl testbench with a module under test that make the computation. The idea is to compute the output o
