My Fifo buffer written in VHDL doesn't work

Question

i\'m trying to write a Fifo buffer in VHDL, but i don\'t know why it isn\'t work very well. This si the code:

Mux:

library IEEE;
use IEEE.STD_LOGIC_116