Can't assign to inout wire in verilog

Question

I am making a PCI module that aims to simulate a read process, so I defined a bidirectional multiplexed port (addressData), at first the port should hold the address of the