Changing a single bit in array of std_logic_vector

Question

In one of my designs I need to modify exactly one signal in an array of std_logic_vector.

I use generate to create several n-bit adders, the output of every such n-bi