How to specifiy the max delay for your circuit when synthesizing?

后端 未结 0 952
粉色の甜心
粉色の甜心 2020-12-14 16:58

Is there a way to write a tcl script for example to set the max delay/area you want your synthesis tool to optimise to and if yes what is the command i should write in my co

相关标签:
回答
  • 消灭零回复
提交回复
热议问题