Conditional operator with parentheses in Verilog

Question

I\'m trying to implement a phrase recognition FSM using Verilog but the code won\'t compile, Looking at the error log it seems that there are unmatched parentheses in my cod