gcc limiting number of cpu registers to use

Question

This is a question regarding gcc in general, but specific to my risc V target.

I\'m developing a small embedded application that requires blazingly fast IRQ response.