Write a (\'VHDL\') program for the xor gate with one entity and two architectures called fast and slow, so that in fast the delay is transport = 5nst and in slow the transpo
![[愿得一人]](https://www.e-learn.cn/qa/data/avatar/000/00/00/small_000000012.jpg)