What does the code "type of *name of the type* (size) of std_logic_vector (size) mean in VHDL?

Question

I\'m learning this course on HDL in Coursera where the prof was explaining on designing a register file,

Here is the code to give you a better idea

ent