Verilog For loop

Question

I have the following code in verilog to test a For loop:

module test1;

reg [2:0] i;

initial
begin
    for(i=0;i<=3;i=i+1) begin
         #10;
         $d