can someone solve this error? i dont know what's wrong? i have tried many ways but still same error

Question

Error (10200): Verilog HDL Conditional Statement error: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always cons