Are two store buffer entries needed for split line/page stores on recent Intel?

Question

It is generally understood that one store buffer entry is allocated per store, and this store buffer entry holds the store data and physical address¹.

In