Timing Issues with ZedBoard Audio Codec

Question

I keep getting this error in my FPGA Design:

[Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for detai