I am working on a clock divider on FPGA. Given the input clock, how can I write the verilog code to get the output clock frequency of 44.1 Khz?
