Systemverilog - My testbench is not syncing my output values as expected

Question

The problem I have is that, my output values are exactly as I expect, however everything is delayed by 1 clock cycle. I have my always_ff block set to trigger on every posit