how to change a clock frequency to 44.1Khz

Question

I am working on a clock divider on FPGA. Given the input clock with unknown frequency, how can I write the verilog code to get the output clock frequency of 44.1 Khz?