Exams/ece241 2014 q4 Verilog code failing at 140

Question

module dff1(input d,input clk,output q,output qbar);
    
  initial begin
        q<=0;
        qbar<=1;
    end
    always @(posedge clk)begin
        q<=d