I have a development board with an EP4CE6E22C8 FPGA. And I have the following verilog code in Quartus Prime:
module Test(out); output [7:0] out; assign out =