VHDL Multi dimensional unconstrained array in record type Vivado throws error when defining its range

Question

I have a record type(REC) which contains an element of type VECTOR which is an unconstrained 2d array of STD_LOGIC:

pac