Syntax error in Verilog, in port [removed]s)

Question

I am trying to run an instance of the division module in the fpdiv module but when I compile this code it says there is something wrong with my port expression.