Verilog - clock enable in PISO register

Question

I\'m wondering actually how to make a working CE (clock enable) input, which will block my clock signal when CE = 0, and make it work, as normal when CE = 1,

here\'s