PISO register in Verilog

Question

I have a problem in PISO verilog register. Below is my code

`timescale 1ns / 1ps
module PISO(
    input clk,
    input load, 
    input [3:0] d,
    output re