I\'m writing a VHDL code to model an 8x1 multiplexer where each input has single bit.Now I\'m stuck with the Test Bench. Here is my VHDL file and testbench code. How can I a
